Improved Memory Efficient Computing Unit DWT Architecture For Satellite Images
Abstract
The 2D Discrete Wavelet Transform is a signal transform that is frequently used in picture and video compression. It is a computationally costly signal transform. VLSI implementation of 2D DWT is susceptible to a set of restrictions such as area and power consumption due to its increasing use in high data rate communication and storage in portable and handheld devices. The Distributed Arithmetic architecture is one of several architectures for constraint-driven VLSI implementation of 2D DWT that have been developed in recent years. The Distributed Arithmetic architecture is used efficiently to execute inner product computations, eliminating the need for multiplication and increasing computation speed. Filtering is the most power-intensive process in DWT, and multipliers are more expensive, so in Distributed Arithmetic architecture, multipliers are substituted with shifts and ROM lookup tables. However, as the number of filter coefficients grows, the size of the ROM look-up table grows, which can be decreased using the lookup table compression technique. In this paper, an Improved Memory Efficient Distributed Arithmetic Architecture for DWT has been proposed. The look-up table is used to stock the inner product values and then compressed. The performance of the improved LUT compressed algorithm is superior than the existing technique.References
Remya Ajai A S, Nithin Nagaraj., A Novel methodology For Memory Reduction In Distributed Arithmetic Based DWT”International Conference on Communication Technology and System Design procedia Engineering 30,pp. 226-233, 2012.
K.B. Sowmya, Dr. SavitaSonoli and M. Nagabushanam, “Implementation of Parallel DA Technique for DWT-IDWT on FPGA for Image Compression”, International Journal of Power Systems and Integrated Circuits, Vol. 2, pp 143 – 148, 2012.
Mohanty B.K. Meher P.K.., , “Efficient multiplier less designs for 1-D DWT using 9/7 filters based on distributed arithmetic”, Dept. of Electronics and Communication Engineering., Jaypee Inst. of Eng. & Technol., Guna district, India, vol 1.1,no 6,pp 364 – 367, 2009.
Al-Haj AM., “An FPGA-Based Parallel Distributed Arithmetic Implementation of the 1-D Discrete Wavelet Transform,”Informatica vol. 29, no 2, pp 241-247, 2005.
Xixin Cao,QingqingXie; ChunganPeng; Qingchun Wang ,”An Efficient VLSI Implementation of Distributed Architecture for DWT” IEEE Transaction VLSI System , vol. 2, no 6, pp. 521-543, 1996.
Basant kumar mohanty, Pramod kumar., “Memory-Efficient High-Speed Convolution-Based Generic Structure For Multilevel 2-D DWT” IEEE Transaction on circuits and systems for video technology, vol. 23, No. 2, February, 2013.
Enfedaque, P., Auli-Llinas, F., Moure, J.C.: Implementation of the DWT in a GPU through a register-based strategy. IEEE Trans. Parallel Distrib. Syst. 26(12), 3394–3406, 2014.
Darji, A., Arun, R., Merchant, S.N., Chandorkar, A.: Multiplierless pipeline architecture for lifting-based two-dimensional discrete wavelet transform. IET Comput. Dig. Tech. 9(2), 113–123, 2015.
Meher, P.K., Mohanty, B.K., Swamy, M.M.S.: Low-area and low-power reconfigurable architecture for convolution-based 1-D DWT using 9/7 and 5/3 filters. In: 28th International Conference on VLSI Design, Bangalore, pp. 327–332, 2015.
Mohanty, B.K., Meher, P.K., Srikanthan, T.: Critical-path optimization for efficient hardware realization of lifting and flipping DWTs. In: IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, pp. 1186–1189, 2015.
Hegde, G., Reddy, K.S., Ramesh, T.K.S.: A new approach for 1-D and 2-D DWT architectures using LUT based lifting and flipping cell. AEU Int. J. Electron. Commun. 97, 165–177, 2018.
Mohamed Asan Basiri, M., Noor Mahammad, S.: An efficient VLSI architecture for convolution based DWT using MAC. In: 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), Pune, pp. 271–276 , 2018.
Aziz, F., Javed, S., Iftikhar Gardezi, S.E., Jabbar Younis, C.,Alam, M.: Design and implementation of efficient DA architecture for LeGall 5/3 DWT. In: International Symposium on Recent Advances in Electrical Engineering (RAEE), Islamabad, pp. 1–5, 2018.
Gardezi, S.E.I., Aziz, F., Javed, S., Younis, C.J., Alam, M., Massoud, Y.: Design and VLSI implementation of CSD based DA architecture for 5/3 DWT. In: 16th IEEE International Bhurban Conference on Applied Sciences and Technology (IBCAST), pp.548–552,2019.
Naik, P., Guhilot, H., Tigadi, A., Ganesh, P.: Reconfigured VLSI architecture for discrete wavelet transform. In: Soft Computing and Signal Processing. Springer, Singapore, pp. 709–720, 2019.
DOI:
https://doi.org/10.31449/inf.v49i14.7542Downloads
Published
How to Cite
Issue
Section
License
I assign to Informatica, An International Journal of Computing and Informatics ("Journal") the copyright in the manuscript identified above and any additional material (figures, tables, illustrations, software or other information intended for publication) submitted as part of or as a supplement to the manuscript ("Paper") in all forms and media throughout the world, in all languages, for the full term of copyright, effective when and if the article is accepted for publication. This transfer includes the right to reproduce and/or to distribute the Paper to other journals or digital libraries in electronic and online forms and systems.
I understand that I retain the rights to use the pre-prints, off-prints, accepted manuscript and published journal Paper for personal use, scholarly purposes and internal institutional use.
In certain cases, I can ask for retaining the publishing rights of the Paper. The Journal can permit or deny the request for publishing rights, to which I fully agree.
I declare that the submitted Paper is original, has been written by the stated authors and has not been published elsewhere nor is currently being considered for publication by any other journal and will not be submitted for such review while under review by this Journal. The Paper contains no material that violates proprietary rights of any other person or entity. I have obtained written permission from copyright owners for any excerpts from copyrighted works that are included and have credited the sources in my article. I have informed the co-author(s) of the terms of this publishing agreement.
Copyright © Slovenian Society Informatika
